
PIC18F6525/6621/8525/8621
DS39612B-page 130
2005 Microchip Technology Inc.
FIGURE 10-26:
PARALLEL SLAVE PORT READ WAVEFORMS
TABLE 10-19: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT
Q1
Q2
Q3
Q4
CS
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
WR
IBF
PSPIF
RD
OBF
PORTD<7:0>
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Value on
all other
Resets
PORTD
Port Data Latch when written; Port pins when read
xxxx xxxx
uuuu uuuu
LATD
LATD Data Output bits
xxxx xxxx
uuuu uuuu
TRISD
PORTD Data Direction bits
1111 1111
PORTE
Read PORTE pin/Write PORTE Data Latch
xxxx xxxx
uuuu uuuu
LATE
LATE Data Output bits
xxxx xxxx
uuuu uuuu
TRISE
PORTE Data Direction bits
1111 1111
PSPCON(1)
IBF
OBF
IBOV
PSPMODE
—
0000 ----
INTCON
GIE/GIEH PEIE/GIEL TMR0IE
INT0IE
RBIE
TMR0IF
INT0IF
RBIF
0000 000x
0000 000u
PIR1
PSPIF(1)
ADIF
RC1IF
TX1IF
SSPIF
CCP1IF
TMR2IF TMR1IF 0000 0000 0000 0000
PIE1
PSPIE(1)
ADIE
RC1IE
TX1IE
SSPIE
CCP1IE
TMR2IE TMR1IE 0000 0000 0000 0000
IPR1
PSPIP(1)
ADIP
RC1IP
TX1IP
SSPIP
CCP1IP
TMR2IP TMR1IP 1111 1111 1111 1111
Legend:
x
= unknown, u = unchanged, — = unimplemented, read as ‘0’. Shaded cells are not used by the Parallel Slave Port.
Note
1:
Enabled only in Microcontroller mode for PIC18F8525/8621 devices.